In this paper the effects of technology scaling on the fraction of active power Pa wasted as short-circuit power P, are studied through SPICE simulations. The accuracy of SPICE is verified against experimental data. SPICE simulations show that lowering VT below 0.1V can increase P,/Pa significantly beyond what is expected from increased subthreshold leakage. P,/Pa is typically higher at higher V,, but to first order P,/Pa is determined by signal slew rates and V T . It is shown that the input slew rate is constrained by P,/Pa at low VT and by performance at higher VT . We show that P, increases with increasing gate sheet resistance. A simple analytical model for this effect is verified against the experimental data and used to determine the gate sheet requirements to maintain Ps/Pa < 10% for sub-0.25pm technologies.
Introduction
In low power CMOS it is common to reduce the power supply voltage V,, to reduce power consumption and simultaneously reduce VT to enhance performance. The penalty of increased leakage power, V,, Ileak , with reducing VT is well recognized, but limited discussion is available on the effect of scaling on short-circuit power dissipation. Here we show that short-circuit power P, increases significantly as VT is scaled below 0.1V. Thus, at low VT , the slew-rate at the input of a signal-driver is constrainled by P, rather than by performance. Another scaling trend is to shrink gate lengths L, . When L, is scaled <0.25pm a rapid increase in gate sheet resistance p& can limit the expected performance gain [1] [2] . Here we show that, in addition to increasing gate delay, a high psh increases P, .
In section 2 we present our results on the effects of scaling VT and V,, on P, /Pa (the fraction of active power wasted becituse of short-current). Experimental measurements of drive currents ( I d n and I d p ), inverter delays ( t d ) and active power are used t o verify SPICE and SPICE simulations are used to study the effects of scaling on P, . In section 3 we present our results on the effect of psh on P, . A simple model for P, is proposed arid verified against our measurements. Using this model we show the constraints on Psh for a roadmap for sub-0.25um CMOS. Section 4 summarizes the main conclusions.
Short-circuit Power in Inverters for Scaled

V,, and V T
The discussion of short-circuit power is based upon the following terminology. The total power dissipation Ptotat has t,wo components: (a) leakage power q e a k , and (b) active power Pa defined as the power dissipated only during logic transitions. A fraction of Pa is wasted as a direct short-circuit current (P, ). We obtain Pa and P, from SPICE simulations using a short-channel MOSFET rnodel [3] with nominal model parameters extracted from measured I-V and C-V characteristics. Pa for an inverter is obtained by integrating its power supply current over T the duration of logic transitions in a period T=l /f. A fraction of this power is wasted if there is a nonzero direct current through the MOSFET device which is supposed to be switched off. Thus A more meaningful comparison to study the effect of scaling V,, for single inverters is to adjust the device sizes (W, and W, ) to maintain the same drive current. Fig.9 shows that for I,, =Idp =5.6mA1 P,/Pa reduces from 50% at 2.5V to 24% at 1V. Although the drive currents are the same So /Si reduces from 3.2 at 2.5V to 2.8 at 1V due to the increased self loading at V,, =1V. Thus, the difference in P,/Pa is further reduced if CL is adjusted in addition to W, and W, to maintain So =10.7 V/ns. Likewise, the difference in Ps/Pa between V,, =2SV and 1V is greatly reduced (Ps/Pa =15% at 2.5V and 8% at 1V) if the input slew rate at 2.5V is increased to keep So /Si constant at 1.6. Thus P,/Pa shows an increase with increasing V,, but to first order P,/Pa depends on So , Si and VT rather than on V,, .
Both P, and B e a k are wasted components of the total power dissipation Ptotal =Pa +P, +Pleak . Fig.10 shows the relative importance of B e a k =V,, Ileak and P, (excluding leakage) as a function of frequency for inverter chains with VT varied from OV to 0.15V. At high VT (small Pleak ) PS is the main wasted power and P, /Ptotal is independent of frequency. As VT is reduced both P, and Pkak increases. At low frequencies Pkak dominates while at higher frequencies P, and Pleak are comparable. The maximum value for P, /Ptotal is P,/Pa
Thus if So /Si rrl (as for the inverter chains in Fig.10) then P, /Ptotal can be kept small.
One would like to determine the constraints on Si and So as VT is scaled to increase transistor drives. Fig.11 shows P,/Pa as functions of the input transition time for different CL and VT . As shown in [5] P, increases approximately linearly with l/Si . The intersection of these curves with P,/Pa =lo% (indicated by the dotted line in Fig.11 ) is used to determine the constraints on Si and So . Contours of P,/Pa =lo%, such as determined from Fig.11 , are shown in Fig.12 for VT =OV, 0.1V and 0.2V. The corresponding drive currents are 1.45mA, 1.25mA, and 1.05mA1 respectively. At low VT the input slew rate Si has to be maintained high simply to limit the short-circuit power to 10% of the active power. At higher VT a lower Si can be tolerated t o satisfy Ps/Pa <lo%. In designs with relatively high VT the input slew rate is constrained by performance. If S i is excessively reduced it can degrade performance because So reduces with reducing Si ~ Fig.13 shows the lower bounds of Si for P,/Pa =lo% and So =75% of lmA/(CL V,, ) as functions of VT for various values of CL The hatched regions indicate the space where both constraints on P, and So are satisfied. Observe that at low VT , Si needs to be designed to control P, whereas at high VT Si is determined by performance requirements.
Effect of Gate Sheet Resistance on Short-circuit Power
Maintaining a low Psh to achieve high performance becomes increasingly important [l] as conventional TiSiz processes encounter significant difficulties for L, below 0.25 pm . In addition to the degradation in performance, a high Psh causes enhanced P, . As shown in the inset of Fig. 14 the resistive gate is analogous to a distributed RC network. SPICE simulations of the shortcurrents during a pull-down transition corresponding to Psh =5, 100, 850 R/sq are shown in Fig. 14. This illustrates the higher short-current resulting from the delay in propagating a voltage transition down a resistive gate which delays switching the entire width of the transistor.
Experimental evidence of higher P, with higher P s h is shown in Fig.15 . Power estimated from CV2f is compared with measured power of inverter chains at different L, and V,, from three different salicide processes. We observe increasing power with reducing L, and in- where rt = m, ?-I = Idp/Idn, and the empirically determined proportionality constant CY = 116. tn and t, are the RC products for the nMOS and PMOS, respectively. Fig.16 shows that this model gives a good fit to the experimental data.
Using this model the requirements on Psh for various technology nodes may be estimated corresponding to a roadmap for Id , to, , L, and V,, . Fig.17 shows such a roadrnap for technology nodes in the sub-0.25 pm regime. The gate sheet requirements for P,/Pa 5 10% are shown in Fig.18 . In Fig.18 we assume a symmetric inverter with equal Psh for nMOS and PMOS gates and that at each technology node the device widths are scaled for equal I d /VCc . The gate sheet requirement is insensitive to technology node because as L, and V,, are reduced, a smaller width is needed for equal Id /Vcc
Conclusions
In conclusion, we have shown that as VT is reduced below 0.1V t,here is a significant increase in P,/Pa . Not more than half this increase can be explained by an increase in subthreshold leakage. q e a k is seen to be a major component of wasted power at very low VT but P, is comparable to q e a k at high operating frequencies. The effect of scaling to lower V,, is seen to reduce P,lPa . For S, -So , such as in inverter chains, P,/Pa is below 10% at both high and low V,, . P,/Pa depends primarily on input and output slew rates and VT . We compute the constraints on the slew-rates for VT s ranging from 0.2V to OV and show that the minimum input slew rate is determined by short power at low VT and by performance at relatively higher VT . Increase in short power with increasing gate sheet resistance is ob- 
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Fig3 SPICE simulations show that reducing V , reduces PdP,,,. for single inverters with a fixed input slew rate of 3.3VIns. In contrast PdP, , is roughly constant for corresponding inverter chains. VTN,=O.~ for all cases. 
